

AD-A071 732

CORNELL UNIV ITHACA N Y SCHOOL OF ELECTRICAL ENGINEERING F/G 20/12  
RECTIFICATION AT N-N GaAs: (Ga, Al)AS HETEROJUNCTIONS, (U)  
JUN 79 A CHANDRA, L F EASTMAN

N00014-75-C-0739

NL


UNCLASSIFIED

1 OF 1  
AD  
A071 732



END  
DATE  
FILMED  
8-79  
DDC





MICROCOPY RESOLUTION TEST CHART  
NATIONAL BUREAU OF STANDARDS-1963-A



Accepted by Electronics  
Letters for Publication 1/79

15  
NO0014-75-C-0739  
Date: 22 June 1979

22 JUN 79

RECTIFICATION AT n-n GaAs: (Ga,Al)As HETEROJUNCTIONS

10 Amitabh Chandra L.F. Eastman  
School of Electrical Engineering  
Cornell University, Ithaca, N.Y. 14853

(.3) ABSTRACT

(.7) n-n Ga<sub>0.7</sub>Al<sub>0.3</sub>As: GaAs heterojunction structures have  
been grown by LPE, with  $1 \times 10^{15} \text{ cm}^{-3}$  net carriers in the  
ternary. N-W profiling across the heterojunction shows  
an accumulation region on the GaAs side and a depletion  
region on the (Ga,Al)As side. I-V characteristics at room  
temperature show significant rectification.

PER CU CM

12  
LEVEL

10 for the 15th grown

Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DDC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	<input type="checkbox"/>
By	
Distribution/	
Availability Codes	
Dist.	Avail and/or special
A	

DDC  
RECEIVED  
JUL 26 1979  
D

79 07 16 145

098850

JB

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

ADA071732

DDC FILE COPY



Introduction: A metallurgically abrupt heterojunction between n GaAs and n  $\text{Ga}_{1-x}\text{Al}_x\text{As}$  is expected to have a barrier in the conduction band edge, as shown in Fig. 1.<sup>1,2</sup>

Current transport across this heterojunction is expected to be relatively free of the influence of interface states, whose density has been measured by Lang et al.<sup>3</sup> to be less than  $\approx 10^9 \text{ cm}^{-2}$ . Theoretically, therefore, thin n-n heterojunction should show rectification corresponding to a barrier height of  $\sim .3 \text{ eV}$  at  $x \approx 30\%$ .<sup>2</sup> In addition, the barrier at a n GaAs-n<sup>-</sup> (Ga,Al)As heterojunction should provide abrupt confinement of electrons to the GaAs side, as required in certain device concepts.<sup>4</sup> The rectification can therefore serve as an indicator for how effective the heterojunction is in confining electrons.

Such rectification, however, to our knowledge has not yet been reported, though Womak and Rediker<sup>5</sup> observed non ohmic behavior and rectification ratios of about 5:1 on a few percent of the samples examined by them. It has been suggested that the lack of a rectifying barrier is due to a metallurgical grading of the junction.<sup>1</sup> For a given interface transition width, the higher the net doping in the  $\text{Ga}_{1-x}\text{Al}_x\text{As}$ , the greater is the reduction of the barrier height. In attempting to obtain a rectifying barrier, therefore, both the transition width and the (Ga,Al)As net doping



should be made as low as possible.

Using Auger techniques, Garner et al.<sup>6</sup> have measured the 10-90% Al transition widths ( $L_c$ ) of (Ga,Al)As: GaAs heterojunctions obtained by growing a few hundred angstroms of (Ga,Al)As on GaAs substrates by LPE. They obtain  $\sim 125\text{\AA}$  for LPE at  $800^\circ\text{C}$  and  $100\text{\AA}$  for LPE at  $750^\circ\text{C}$ . Since the heterojunction width is attributed to kinetic effects at the initiation of growth rather than the subsequent diffusion of aluminum,<sup>5,6</sup> it is expected that the transition width will not be any higher if thicker layers involving longer growth times are used. Furthermore, our LPE was done at  $700^\circ\text{C}$ , and  $L_c$  can be expected to be even lower than  $100\text{\AA}$ .

We have achieved repeatable purity in  $\text{Ga}_{1-x}\text{Al}_x\text{As}$ , obtaining  $\sim 1 \times 10^{15} \text{ cm}^{-3}$  in  $\text{Ga}_{.7}\text{Al}_{.3}\text{As}$ , and as low as  $2.7 \times 10^{14} \text{ cm}^{-3}$  in  $\text{Ga}_{.84}\text{Al}_{.16}\text{As}$ .<sup>7</sup> Using such high purity  $\text{Ga}_{1-x}\text{Al}_x\text{As}$  layers in heterostructures, we have obtained significant rectification.

Experiment: The heterostructures grown and studied are shown in Fig. 2. They were grown on  $n^+$  GaAs:Te substrates by LPE at  $700^\circ\text{C}$  using a multiple well graphite boat and the sliding technique. The heterojunction between the  $\text{Ga}_{1-x}\text{Al}_x\text{As}$  layer and the  $n^+$  substrate was found to be essentially ohmic and low resistance. This was expected due to the high defect density at the interface, including the outdiffusion of donors from the substrate to a few



hundred angstroms in the layer. The GaAs adjacent to the  $10^{15}$  n Ga.<sub>0.7</sub>Al.<sub>0.3</sub>As, at the heterojunction being studied, was doped  $<10^{15}$  cm<sup>-3</sup> in case (i), and  $10^{17}$  cm<sup>-3</sup> in case (ii). The  $10^{17}$  n GaAs layer in case (i) was to prevent the low doped GaAs layer from being fully depleted at zero bias, and to provide a low resistance ohmic contact.

Samples were prepared for N-W profiling by using the self limiting anodic etch technique.<sup>8</sup> The voltage used (90V) was greater than the breakdown voltage of the  $10^{17}$  n:GaAs layer, but was less than the B-V of the  $10^{15}$  doped layers. This etching technique would enable the subsequently deposited Schottky barriers to punch through to the n<sup>+</sup> substrate before breakdown. After the etching, a tin dot was alloyed on the surface to form the ohmic back contact, following which gold Schottky dots were evaporated at pressures  $<10^{-6}$  Torr. N-W measurements were taken on an MSI junction profiler. The samples for I-V studies were prepared by evaporating Au-Ge-Ni dots with a gold over-layer, on the  $10^{17}$  n:GaAs epilayer. The back contact to the n<sup>+</sup> substrate was obtained either by depositing the Au-Ge-Ni and Au on the back side, or by etching off the epilayers over a limited area to expose the n<sup>+</sup> substrate, and depositing ohmic dots. After the depositions, the contacts were alloyed at  $\sim 460^{\circ}\text{C}$  for 20 sec. Finally, mesas were



etched in  $\text{H}_2\text{O}_2:\text{NH}_4\text{OH}$  (10:1) at  $50^\circ\text{C}$  for  $\sim 20$ -30 sec., using the alloyed dots as protective masks.

Results and Discussion: Fig. 3(i) shows the typical doping vs. depth profile obtained for the structure shown in Fig. 2(i). It clearly shows an accumulation region followed by a depletion region, as is expected for the  $n^-\text{GaAs} - n(\text{Ga,Al})\text{As}$  heterojunction.<sup>1</sup> The presence of the former, shows that the interface barrier is not of the back to back Schottky type as described in Reference 9. The N-W profile for the second structure (Fig 2(ii)) showed a depletion region in the  $n^-(\text{Ga,Al})\text{As}$ , as expected, but no definite accumulation region in the  $10^{17} \text{ n GaAs}$ .

No depletion region is observed in the  $(\text{Ga,Al})\text{As}$  at its interface with the  $n^+$  substrate, suggesting that interface to be ohmic.

Fig. 4 shows typical I-V characteristics obtained at room temperature for devices of type (i). The  $n^+$  substrate was grounded in all these measurements, and the voltage  $V$  applied to the  $n:10^{17} \text{ GaAs}$  ohmic contact. Before etching the mesas, the I-V characteristics across various pairs of ohmic dots on the layers were tested and were always found to be ohmic with a resistance between 15 and 25 ohms. Similarly, ohmic dots on the  $n^+$  substrate gave ohmic resistances of  $\sim 2$ -5 ohms. The I-V characteristics obtained for



type (ii) devices were very similar, though slightly less rectifying (about 15% less).

Acknowledgements: The authors would like to thank Mr. J.D. Berry for preparing the ohmic contacts and the Schottky barriers, and the Office of Naval Research under Contract Number N00014-75-C-0739 for supporting this work.

A. Chandra

L.F. Eastman

School of Electrical Engineering

Cornell University, Ithaca, N.Y. 14853



## References:


- 1) Oldman, W.G. and Milnes, A.G., "n-n Semiconductor Heterojunctions", Sol. State Electron., 1963, 6, pp. 121-132.
- 2) Dingle, R., Wiegmann, W. and Henry, C.H., "Quantum States of Confined Carriers in Very Thin  $\text{AlGa}_{1-x}\text{As}$  -  $\text{GaAs-AlGa}_{1-x}\text{As}$  Heterostructures" Phys. Rev. Lett., 1974, 33, p. 827.
- 3) Lang, D.V. and Logan R.A., "A Search for Interface States in an LPE  $\text{GaAs/Al}_x\text{Ga}_{1-x}\text{As}$  Heterojunction", Appl. Phys. Letters, 15 Nov. 1977, V. 31, No. 10, p. 683.
- 4) Chandra, A. and Eastman, L.F., "The Use of  $\text{Ga}_{1-x}\text{Al}_x\text{As-GaAs}$  Interface for Electron Confinement in Low Noise FETs", presented at the Workshop on Compound Semiconductor Materials and Devices, San Francisco, Feb. 1978.
- 5) Womak, J.F. and Rediker, R.H., "The Graded Gap  $\text{Al}_x\text{Ga}_{1-x}\text{As-GaAs}$  Heterojunction", J. Appl. Phys., 1972, V. 43, No. 10, p. 4129.
- 6) Garner, C.M. Shen, Y.D., Kim, J.S., Pearson, G.L., Harris, Jr., J.S. and Edwall, D.D., "Auger Profiling of Abrupt LPE  $\text{Al}_x\text{Ga}_{1-x}\text{As-GaAs}$  Heterojunctions", J. Appl. Phys., 1977, V. 48, No. 7, p. 3147.
- 7) Chandra, A. and Eastman, L.F., "Growth of High Purity  $\text{Ga}_{1-x}\text{Al}_x\text{As}$  by Liquid Phase Epitaxy", to be published.
- 8) Niehaus, W.C. and Schwartz, B., "A Self-Limiting Anodic Etch-to-Voltage (AETV) Technique for Fabrication of Modified Read-IMPATTs", Sol. State Electronics, 1976, 19, p. 175.
- 9) Oldham, W.G. and Milnes, A.G., "Interface States in Abrupt Semiconductor Heterojunctions", Sol. State Electronics, 1964, 1, p. 153.



List of Illustrations

- Fig. 1      Conduction band across abrupt heterojunction between n:GaAs and n:Ga<sub>1-x</sub>Al<sub>x</sub>As.
- Fig. 2      The two heterostructures examined. The arrow shows the relevant heterojunctions.
- Fig. 3      Schottky N-W profiles obtained on heterostructures and their interpretations.
- Fig. 4      Typical I-V characteristics obtained for type (i) heterostructure, shown on two different scales. The voltage was applied to the n GaAs epilayer w.r.t. the substrate.







GaAs	: $n, 10^{17}$
GaAs	: $n^+, < 10^{15}$
Ge-Al <sub>0.3</sub> As	: $n^-, 10^{15}$
GaAs(Te)	: $n^+$ substrate


(i)

GaAs	: $n, 10^{17}$
Ge-Al <sub>0.3</sub> As	: $n^-, 10^{15}$
GaAs(Te)	: $n^+$ substrate

(ii)


THIS PAGE IS BEST QUALITY PRACTICABLE  
FROM COPY FURNISHED TO DDC






THIS PAGE IS BEST QUALITY PRACTICABLE  
FROM COPY FURNISHED TO DDC





1



11